10

15

20

25

FP04-0499-00

CLAIMS

1. A photo-detecting apparatus comprising:

a photo-detecting section having: a plurality of pixels arranged in a two-dimensional array having M rows and N columns (M and N each represent an integer of 2 or more) and each having a first photodiode $PD_{A,m,n}$ and a second photodiode $PD_{B,m,n}$; a plurality of lines $L_{A,m}$ provided for the respective rows so that the N first photodiodes $PD_{A,m,1}$ to $PD_{A,m,N}$ included in the group of pixels constituting the m-th row ("m" represents any integer of 1 to M) of the two-dimensional array are electrically connected to each other through the line $L_{A,m}$; and a plurality of lines $L_{B,n}$ provided for the respective columns so that the M second photodiodes $PD_{B,1,n}$ to $PD_{B,M,n}$ included in the group of pixels constituting the n-th column ("n" represents any integer of 1 to N) of the two-dimensional array are electrically connected to each other through the line $L_{B,n}$; and

a signal processing section including M readout circuits $R_{A,1}$ to $R_{A,M}$ and N readout circuits $R_{B,1}$ to $R_{B,N}$, said signal processing section transferring an electric charge generated in said first photodiode $PD_{A,m,n}$ connected to said line $L_{A,m}$ into said readout circuit $R_{A,m}$ to output a voltage value in accordance with the charge quantity in said readout circuit $R_{A,m}$, while transferring an electric charge generated in said second photodiode $PD_{B,m,n}$ connected to said line $L_{B,n}$ into said readout circuit $R_{B,n}$ to output a voltage value in accordance with the charge quantity in said readout circuit $R_{B,n}$ to output a voltage value in accordance with the charge quantity in said readout circuit $R_{B,n}$.

2. A photo-detecting apparatus according to claim 1, wherein each of said readout circuit $R_{A,m}$ and said readout circuit $R_{B,n}$ has: a

10

15

20

25

capacitive section for holding an electric charge; amplifying means for outputting a voltage value according to the charge quantity held in said capacitive section; transfer means for transferring an electric charge generated in a photodiode to said capacitive section; and discharge means for discharging an electric charge in said capacitive section.

- 3. A photo-detecting apparatus according to claim 1, wherein each of said first photodiode $PD_{A,m,n}$ and said second photodiode $PD_{B,m,n}$ has: a first semiconductor region with a first conductive-type; a second semiconductor region with a second conductive-type provided on said first semiconductor region so as to form a pn junction with said first semiconductor region; and a third semiconductor region with the first conductive-type provided on said second semiconductor region so as to form a pn junction with said second semiconductor region.
- 4. A photo-detecting apparatus according to claim 1, wherein said third semiconductor region is formed also on the periphery of said second semiconductor region.
- 5. A photo-detecting apparatus according to claim 1, wherein said signal processing section further includes M holding circuits $H_{A,1,1}$ to $H_{A,M,1}$, M holding circuits $H_{A,1,2}$ to $H_{A,M,2}$, N holding circuits $H_{B,1,1}$ to $H_{B,N,1}$, N holding circuits $H_{B,1,2}$ to $H_{B,N,2}$, a first subtracting circuit, and a second subtracting circuit,

wherein one of said holding circuit $H_{A,m,1}$ and said holding circuit $H_{A,m,2}$ holds a voltage value to be outputted from said readout circuit $R_{A,m,2}$

wherein one of said holding circuit $H_{B,n,1}$ and said holding circuit $H_{B,n,2}$ holds a voltage value to be outputted from said readout circuit $R_{B,n}$,

10

15

20

25

FP04-0499-00

wherein said first subtracting circuit receives a voltage value $V_{A,m,1}$ to be outputted from said holding circuit $H_{A,m,1}$ and a voltage value $V_{A,m,2}$ to be outputted from said holding circuit $H_{A,m,2}$ to output a voltage value representing the difference between the voltage values $(V_{A,m,1} - V_{A,m,2})$, and

wherein said second subtracting circuit receives a voltage value $V_{B,n,1}$ to be outputted from said holding circuit $H_{B,n,1}$ and a voltage value $V_{B,n,2}$ to be outputted from said holding circuit $H_{B,n,2}$ to output a voltage value representing the difference between the voltage values $(V_{B,n,1} - V_{B,n,2})$.

6. A photo-detecting apparatus according to claim 1, wherein said signal processing section further includes M holding circuits $H_{A,1,1}$ to $H_{A,M,1}$, M holding circuits $H_{A,1,2}$ to $H_{A,M,2}$, N holding circuits $H_{B,1,1}$ to $H_{B,N,1}$, N holding circuits $H_{B,1,2}$ to $H_{B,N,2}$, and a subtracting circuit,

wherein one of said holding circuit $H_{A,m,1}$ and said holding circuit $H_{A,m,2}$ holds a voltage value to be outputted from said readout circuit $R_{A,m}$,

wherein one of said holding circuit $H_{B,n,1}$ and said holding circuit $H_{B,n,2}$ holds a voltage value to be outputted from said readout circuit $R_{B,n}$, and

wherein said subtracting circuit receives a voltage value $V_{A,m,1}$ to be outputted from said holding circuit $H_{A,m,1}$ and a voltage value $V_{A,m,2}$ to be outputted from said holding circuit $H_{A,m,2}$ to output a voltage value representing the difference between the voltage values $(V_{A,m,1} - V_{A,m,2})$ as well as receiving a voltage value $V_{B,n,1}$ to be outputted from said holding circuit $H_{B,n,1}$ and a voltage value $V_{B,n,2}$ to be outputted from said

holding circuit $H_{B,n,2}$ to output a voltage value representing the difference between the voltage values $(V_{B,n,1} - V_{B,n,2})$.

7. A photo-detecting apparatus according to claim 1, wherein said signal processing section further includes M holding circuits $H_{A,1,1}$ to $H_{A,M,1}$, M holding circuits $H_{A,1,2}$ to $H_{A,M,2}$, M holding circuits $H_{A,1,3}$ to $H_{A,M,3}$, M holding circuits $H_{A,1,4}$ to $H_{A,M,4}$, N holding circuits $H_{B,1,1}$ to $H_{B,N,1}$, N holding circuits $H_{B,1,2}$ to $H_{B,N,2}$, N holding circuits $H_{B,1,3}$ to $H_{B,N,3}$, N holding circuits $H_{B,1,4}$ to $H_{B,N,4}$, a first adding and subtracting circuit, and a second adding and subtracting circuit,

wherein one of said holding circuit $H_{A,m,1}$, said holding circuit $H_{A,m,2}$, said holding circuit $H_{A,m,3}$, and said holding circuit $H_{A,m,4}$ holds a voltage value to be outputted from said readout circuit $R_{A,m}$,

wherein one of said holding circuit $H_{B,n,1}$, said holding circuit $H_{B,n,2}$, said holding circuit $H_{B,n,3}$, and said holding circuit $H_{B,n,4}$ holds a voltage value to be outputted from said readout circuit $R_{B,n}$,

wherein said first adding and subtracting circuit receives a voltage value $V_{A,m,1}$ to be outputted from said holding circuit $H_{A,m,1}$, a voltage value $V_{A,m,2}$ to be outputted from said holding circuit $H_{A,m,2}$, a voltage value $V_{A,m,3}$ to be outputted from said holding circuit $H_{A,m,3}$, and a voltage value $V_{A,m,4}$ to be outputted from said holding circuit $H_{A,m,4}$ to output a voltage value representing the addition and subtraction of the voltage values ($(V_{A,m,3} - V_{A,m,4}) - (V_{A,m,1} - V_{A,m,2})$), and

wherein said second adding and subtracting circuit receives a voltage value $V_{B,n,1}$ to be outputted from said holding circuit $H_{B,n,1}$, a voltage value $V_{B,n,2}$ to be outputted from said holding circuit $H_{B,n,2}$, a voltage value $V_{B,n,3}$ to be outputted from said holding circuit $H_{B,n,3}$, and

5

10

15

20

10

15

20

25

a voltage value $V_{B,n,4}$ to be outputted from said holding circuit $H_{B,n,4}$ to output a voltage value representing said addition and subtraction of the voltage values ($(V_{B,n,3} - V_{B,n,4}) - (V_{B,n,1} - V_{B,n,2})$).

8. A photo-detecting apparatus according to claim 1, wherein said signal processing section further includes M holding circuits $H_{A,1,1}$ to $H_{A,M,1}$, M holding circuits $H_{A,1,2}$ to $H_{A,M,2}$, M holding circuits $H_{A,1,3}$ to $H_{A,M,3}$, M holding circuits $H_{A,1,4}$ to $H_{A,M,4}$, N holding circuits $H_{B,1,1}$ to $H_{B,N,1}$, N holding circuits $H_{B,1,2}$ to $H_{B,N,2}$, N holding circuits $H_{B,1,3}$ to $H_{B,N,3}$, N holding circuits $H_{B,1,4}$ to $H_{B,N,4}$, and an adding and subtracting circuit,

wherein one of said holding circuit $H_{A,m,1}$, said holding circuit $H_{A,m,2}$, said holding circuit $H_{A,m,3}$, and said holding circuit $H_{A,m,4}$ holds a voltage value to be outputted from said readout circuit $R_{A,m}$,

wherein one of said holding circuit $H_{B,n,1}$, said holding circuit $H_{B,n,2}$, said holding circuit $H_{B,n,3}$, and said holding circuit $H_{B,n,4}$ holds a voltage value to be outputted from said readout circuit $R_{B,n}$, and

wherein said adding and subtracting circuit receives a voltage value $V_{A,m,1}$ to be outputted from said holding circuit $H_{A,m,1}$, a voltage value $V_{A,m,2}$ to be outputted from said holding circuit $H_{A,m,2}$, a voltage value $V_{A,m,3}$ to be outputted from said holding circuit $H_{A,m,3}$, and a voltage value $V_{A,m,4}$ to be outputted from said holding circuit $H_{A,m,4}$ to output a voltage value representing said addition and subtraction of the voltage values ($(V_{A,m,3} - V_{A,m,4}) - (V_{A,m,1} - V_{A,m,2})$) as well as receiving a voltage value $V_{B,n,1}$ to be outputted from said holding circuit $H_{B,n,1}$, a voltage value $V_{B,n,2}$ to be outputted from said holding circuit $H_{B,n,2}$, a voltage value $V_{B,n,3}$ to be outputted from said holding circuit $H_{B,n,3}$, and

FP04-0499-00

a voltage value $V_{B,n,4}$ to be outputted from said holding circuit $H_{B,n,4}$ to output a voltage value representing said addition and subtraction of the voltage values ($(V_{B,n,3} - V_{B,n,4}) - (V_{B,n,1} - V_{B,n,2})$).